ABSTRACT: One of the requirements for achieving faster CMOS electronics is to mitigate the unacceptably large chip areas required to steer heat away from or, more recently, toward the critical nodes of state-of-the-art devices. Thermal-guiding (TG) structures can efficiently direct heat by "meta-materials" engineering; however, some key aspects of the behavior of these systems are not fully understood. Here, we demonstrate control of the thermal-diffusion properties of TG structures by using nanometer-scale, CMOS-integrable, graphene-on-silica stacked materials through finite-element-methods simulations. It has been shown that it is possible to implement novel, controllable, thermally based Boolean-logic and spike-timingdependent plasticity operations for advanced (neuromorphic) computing applications using such thermal-guide architectures.
■ INTRODUCTION
The ever-increasing demand for faster CMOS electronics, optoelectronics, and photonic devices has driven a widespread search for next-generation thermal-guiding (TG) structures. TG structures, based on the selective guiding of thermal diffusion around, as well as into, a target region of a TG matrix, 1,2 are generally capable of not only steering heat away from critical nodes of integrated circuits (or silicon/ chalcogenide devices) to construct higher density, and smaller, transistor devices 3,4 but also, more recently, able to direct heat toward key regions of silicon (or chalcogenide) devices to perform multiple, advanced circuit functions, such as Booleanlogic computations and brain-like (neuromorphic) computing. 5, 6 However, these TG systems are usually large; for example, in integrated circuits, TG structures in the form of heat spreaders and heat sinks are typically on the order of square millimeters, 7, 8 while, in silicon/chalcogenide devices, TG structures are usually comprised of several hundred nanometers thick insulating layers. 9, 10 A difficulty arises from the trade-off between increasing (or reducing) the rate of heat transfer and, at the same time, decreasing the contact area to avoid the challenges of integrating these architectures into highdensity CMOS circuits. 11 Recent efforts to overcome these limitations have been focused on inserting different materials and patterns in heatsink and insulating-layer configurations to achieve more compact TG structures, for example, rings of poly-(dimethylsiloxane) (PDMS) in copper plates and sheets of fullerene C 60 in silica films. 12, 13 However, some key aspects of the behavior of such TG systems remain unclear, which limits our ability to assess the ultimate down-scaling and performance of this technology. First, a related aspect concerns what the materials of TG structures could be, so as to prevent incompatibility with CMOS processing, and also how TG structures could be tuned to achieve multiple functions to increase the number of operations performed by a system. The most important consideration, perhaps, is how the thermal diffusion could be "engineered" by TG structures to generate thermal-invisibility, as well as thermal-trapping, regions on the order of nanometer length scales. Unambiguous experimental information on these issues can be very difficult to obtain because of the high manufacturing costs involved and the small length scales of actual TG architectures. 14−16 Hence, we have used simulations in the first instance to demonstrate the proof of concept of our approach.
Despite efforts to obtain a better understanding through modeling or numerical calculations performed on TG structures, TG effects, and especially thermal-invisibility or so-called "cloaking" phenomena upon structural down-sizing, are still not understood. 17−19 Although several aspects of TG systems have been investigated using numerical-calculation methods, very few studies on the actual CMOS environment have yet been done. 20−23 A possible reason for this might be due to the appreciable difficulties in finding CMOS-integrable materials to enable TG to take place in silico. Switchable TG structures have been demonstrated using thermal-"pumping" processes that transport heat flux from one side to the other side of a system via thermoelectric components controlled by applied electric voltages. 24 However, this heat pumping is a high-flow-rate process, and this method requires transferring heat from the heat absorber to the heat emitter via a copper block with a size on the order of millimeters, due to the contradictory nature of increasing heat transfer while reducing contact area. 11 Here, we demonstrate control of the thermal-diffusion properties of TG structures by using nanometer-scale, CMOS-integrable, stacked materials through finite-elementmethod (FEM) simulations. Such thermal-guide structures could be harnessed for applications in Boolean-logic and neuromorphic computations. These were achieved using TG structures made from graphene-on-silica (GOS) stacked materials. Graphene has been previously demonstrated to be an excellent inorganic template for achieving high thermal conduction parallel to the layers, while silica has been shown to be a good dielectric template for realizing low heat conductance. 25, 26 Additionally, the thermal contact resistance between graphene and silica at their interface can be lower than the contact resistance required in CMOS circuits, 27 while thin graphene and silica films can be patterned and deposited using CMOS-based procedures. 28, 29 An ultrathin GOS-integrable TG structure was simulated, which could be used for multiple controllable thermal-switching operations, such as a complete set of Boolean-logic computations, and the entire characteristics of spike-timing-dependent plasticity (STDP) in neuromorphic (a) Steady-state temperature distributions of models of Si structures with and without silica and graphene thermal-diffusion rings. The symbol "X" marks the position where the peak temperature inside the ring was calculated. The dependence of the peak temperature inside a guide ring on the ring type employed for the models is also shown (bottom right). The boundary conditions were set to be 400 K at the left boundary and 300 K at the right boundary. The color coding for temperatures is shown at the bottom. (b) Simple models showing thermal guides (in light purple) steering heat away from a region of columnar form, as well as trapping heat within the columnar region. (c) Steady-state temperature profiles of Si structures with no guide ring and with a GOS guide ring: boundary conditions set to 300 K inside the ring and 400 K at the Si structure boundaries. (d) Temperature profiles of structures containing a Ge 2 Sb 2 Te 5 (GST) disc in a surrounding Si matrix without and with GOS-ring thermal guides with various widths and Si-spacer rings. The rings contained a 2 or 4 nm wide ring of silica and a 2 or 4 nm wide ring of graphene, while the spacer comprised a 2 nm wide ring of Si. The temperature boundary conditions were as in panel (a). The dimension of the matrix was kept constant at 60 × 60 nm 2 (a, c) and 140 × 140 nm 2 (d). The diameter of the core of the matrix was held constant at 40 nm. The width of each ring was kept constant at 2 nm for (a, c). All simulations were performed under steady-state conditions. circuits. 3, 4 This approach avoids the necessity of having to use large chip areas by using embedded thermal-guide heatconduction kinetics, rather than space-consuming thermalpumping dynamics. We further demonstrate that, by varying the width, diameter, period number, spacer width, and also the delay timing for the GOS thermal-guide architectures, the thermal-diffusion properties of structures could be altered. Transient simulations revealed the ability of GOS architectures for guiding heat diffusion, which is observed to be the key to enhancing the thermal-switching performance.
■ METHODS
We first investigate the thermal-diffusion properties of TG structures by carrying out FEM simulations on two-dimensional (xy-plane) models of a series of one and two 2 nm wide thermal-guide rings embedded in the archetypal CMOS host matrix, Si, using the ANSYS code. Possible design, fabrication, and measurement details of the ring structures are given in the Supporting Information Methods (see also Figures S1−S3). Some of the simulations were of the "swap-and-run" type, whereby the arrangement of the thermal guides was first systematically varied, and the host boundary conditions were set to 400 K at the left boundary and 300 K at the right boundary (see the Supporting Information Methods). Steady-state simulations were performed, and the material properties were kept constant. In order to assess the effects of the thermal guides on the host structure, two guide materials were utilized, viz., silica and graphene. Graphene contains a single layer, or a few layers, of sp 2 -bonded C atoms arranged in a honeycomb lattice, while silica consists of a connected network of tetrahedra of four O atoms surrounding a central Si atom. 30, 31 Due to the phenomenon of lower phonon scattering as compared to silica, graphene shows a higher in-plane thermal conductivity, 25, 26 which, we predict, should promote the guiding of thermal diffusion, e.g., in a ring enclosing a region.
■ RESULTS AND DISCUSSION
Using a temperature-profile (TP) analysis, Si matrices, without thermal guides and with the above thermal boundary conditions, showed only nonuniform temperature distributions across the entire structure, in marked contrast to the silica-ring thermal-guide models, which exhibited rather uniform temperature profiles inside the rings and nonuniform temperature distributions outside the rings, viz., ranges of 300−400 K vs 344−355 K and 300−400 K, respectively ( Figure 1a ). Silica and silica-on-graphene thermal-guide rings created convergent patterns of temperature profiles centered on the rings, whereas graphene thermal-guide rings produced a divergent pattern ( Figure 1a ). However, graphene-on-silica (GOS) thermal-guide rings acted as near-perfect thermal-cloaking structures, where the temperature inside the guide ring stayed low and uniform. Outside the ring, the temperature profile closely resembled that of the bare Si structure without thermal guides. Additionally, GOS thermal-guide models displayed lower peak temperatures inside the rings than did the pure Si models without thermal guides, viz., 354 K vs 383 K, respectively (see the histogram in Figure 1a ; bottom right), and, along with equivalent thermalguide modeling (Figure 1b) , this offers an alternative strategy to guide heat away from key regions of CMOS devices. Similar thermal-cloaking phenomena were also observed with varying structural boundary conditions (Figure 1c ), model scales, matrix dimensions, and dimension space (z-axis), as well as temperature steps (viz., 8 and 11 K) (see also Supporting Information Figures S4−S7 ), in agreement with the findings shown in Figure 1a .
We next examine the thermal-diffusion properties of TG structures for alternative materials by studying the thermal signatures of GOS thermal guides for chalcogenides. In chalcogenide phase-change random-access memory (PCRAM) devices, the PCRAM materials are prone to spontaneous (thermal) crystallization of the unstable amorphous phase, thus limiting overall long-term data retention. 32 Additionally, PCRAM materials have one of the lowest thermal conductivities of any known material, 33 which makes it very difficult to shield PCRAM devices from thermal diffusion (which often persists in these systems). We modeled Si matrices containing a disc of a conventional PCRAM material, Ge 2 Sb 2 Te 5 (GST), surrounded by a Si-spacer and a GOS-ring thermal guide. Si:GST matrices without thermal-guide rings showed convergent patterns of temperature profiles in the GST region, with a large perturbation of the temperature profile in the surrounding matrix (Figure 1d, top left) . In contrast, ring thermal guides around the GST region produced much less perturbation to the temperature profile in the surrounding Si matrix (Figure 1d ). The 8 nm wide thermal guides produced a more uniform temperature distribution (or thermal-cloaking patterns) inside the rings relative to the case for 4 nm wide thermal guides, viz., 333−366 K vs 344−355 K, respectively ( Figure 1d ). Generally, PCRAM materials can be divided into two groups, depending on their crystallization mechanism, viz., nucleation-dominated or growth-dominated (e.g., GST vs Ag 8 In 14 Sb 55 Te 23 (AIST)). 34 In addition, AIST shows a higher thermal conductivity than does GST (see Methods). An almost identical thermal-cloaking effect was also observed for matrices with AIST discs (see also Supporting Information Figure S8 ), in agreement with the results shown in Figure 1a ,c, suggesting that the ability of thermal guides for cloaking these materials is universal to all PCRAM materials and that the thermal-cloaking phenomenon is robust to not only structural variations (i.e., boundary settings, model scales, and matrix size), but also material alterations.
To understand how TG structures were capable of producing various temperature distributions or thermal-cloaking profiles under steady-state simulation conditions, transient simulations of silica-and graphene-based thermal guides in Si matrices were conducted at various time scales. Consistent with the prediction (as well as the findings in Figure 1 ), we found that the Si-core materials showed slower thermal diffusion than the non-Si-core materials, while graphene exhibited a faster thermal diffusion relative to silica through a so-called "relative thermal diffusional" behavior ( Figure 2a) . Thermal-guide rings employed by other research groups often show a dependence of thermaldiffusion properties upon size. 35 In addition, we studied the effects of the size of thermal guides by performing simulations using GOS architectures with different ring-period configurations, for times between 0.01 and 1 ns, as well as in steady state. Similar to other thermal-guide rings, the TG models showed higher peak temperatures inside the rings for guides with a smaller number of ring periods (Figure 2b ). The same result was also observed for a decrease in the width of the thermal-guide rings (see also Supporting Information Figure  S10 ), which suggests that the strength of thermal cloaking can be controlled by varying the sizes of the thermal guides. In contrast, the TG systems displayed lower peak temperatures within the rings for guides with smaller ring diameters, meaning that an improvement of the thermal properties of TG structures via thermal cloaking can be achieved with device down-sizing. We note that the cloaking times required to achieve a larger contrast of peak core temperatures between pure Si models and GOS thermal-guide models can be shorter than the times required to process information in conventional CMOS devices. We believe that, through additional selection and material engineering, improved target system parameters, including thermal-cloaking times, can be achieved. Now, we investigate the thermal-diffusion properties of TG structures of varying structural designs by studying the thermal signatures of GOS thermal guides in the form of strips. GOS thermal guides, comprising two 4 nm wide guide strips, were used to construct a series of thermal-guide configurations in the Si host matrices, viz., "line", "L", and "U". Possible design, fabrication, and measurement details of the structures are similar to those utilized for the thermal-guide rings (see the Supporting Information Methods; see also Figures S11 and S12). Boundary conditions were set to be 400 K at the start of the flux-guide boundary and 300 K at the end of the flux-guide boundary, and the simulation time was chosen to be 4 or 5 ps. TG systems can also show thermal-concentration effects by confining heat sources within guide strips of fan-like configurations. 36 The nonguided models showed nonuniform temperature distributions throughout the entire models, in contrast to the TG models, which exhibited uniform temperature spreads outside the guides and confined heat transport, associated with nonuniform temperature distributions inside the guides. This implies that thermal-concentration effects can persist for varying TG configurations, viz., 300−400 K vs 300 K and 300−400 K, respectively (Figure 3a) . The thermal-guide models also showed heat confinement along the z-direction (see also Supporting Information Figure S13 ). As expected, the nonguided systems displayed higher peak temperatures at the boundaries relative to the thermal-guided systems, viz., 307 K vs 302 K, respectively (see also Supporting Information Figure  S14 ).
To investigate applications of the thermal-diffusion properties of TG structures for varying schemes of excitation, we were further able to perform thermally based Boolean-logic computations on a single structure by comparing two configurations of four-way crossed GOS-guided models, i.e., thermally nonbiased and biased, based on our previous excitation scheme for chalcogenide devices. 37 The possible design, fabrication, and measurement details of these structures are almost identical to those for the thermal-guide rings (Supporting Information Methods; see also Figures S11 and S12). Details of possible bias settings are also described in Supporting Information Methods (see also Figure S15 ). With the same principles utilized in Figure 3a , the boundary conditions were set to be 300 or 400 K at the left and bottom flux-guide boundaries for the inputs 0 or 1, and 400 K at the top flux-guide boundary for the bias signals. The simulation time was kept constant at 4 ps, and the resulting temperatures at the flux-guide intersections were calculated and referenced for binary-state attribution (0, T < 330 K; 1, T > 330 K). Upon thermal excitation, the nonbiased models showed the output values 0−0−0−1 for the inputs 00−01−10−11 (Figure 3b,c) . In contrast, the biased models exhibited the output results 0− 1−1−1 for the inputs 00−01−10−11, viz., the logic operations AND: 300−319−319−338 K and OR: 320−339−339−359 K, in agreement with the results shown in Figure 3a (as well as the operations of other research groups 4 ), indicating that the thermal-concentration effects can be preserved for alternate excitation schemes. Supporting Information Methods describe the details of possible reusability of the outputs (see also Figure  S16 ). Furthermore, the boundary conditions were set to be 300 or 400 K at only the left flux-guide boundary for the inputs 0 or 1 and 400 K at both top and bottom flux-guide boundaries for the bias signals. As anticipated, the nonbiased models displayed the output logical outcome "0" for the input "1", as compared to the biased models, which showed the output signal 1 for the input 0, viz., NOT: 339, 319 K (Figure 3d,e) . A similar result was also observed for steady-state simulations (see also Figure  S17 ). Structures with a higher thermal concentration can also yield lower surrounding temperatures to reduce the thermal disturbance between adjacent systems. 36 Although both nonguided and guided matrices showed the same results, the nonguided systems exhibited higher peak temperatures at the matrix boundary than did the guided systems. This also means that the thermal-guided structures can minimize thermal crosstalk during information processing (see also Figure S18 ). It should be noted that these multiple computations on a single structure could not simply be achieved by previous alternative short-circuit-based thermal transistors, 4 which only provide one of the two inputs required, insufficient to realize four input combinations and one set of output values (for one operation), in contrast to the present additive-biased-based logic computing structure which offers all two inputs assisted by biasing to achieve eight input combinations and two sets of output values (for two operations). Additionally, these computations could not be easily realized by previous thermal-pumping methods (on a scale of the order of nanometers), which require a metal block with a size on the order of millimeters. Figure S9 ), of models of GOS-ring thermal guides for a varying number of periods of rings. (c) Dependence of the peak temperature (at X, viz., see Figure  S5 ), within GOS thermal-guide rings in a Si matrix, on the diameter of the rings. The boundary conditions were set to be 400 K at the left boundary and 300 K at the right boundary. The dimension of the Si structure was kept constant at 60 × 60 nm 2 (a), 140 × 140 nm 2 (b), and 80 × 80 nm 2 (c). The diameter of the central region inside the ring guides was held constant at 40 nm for (a, b), and the width of each ring was kept constant at 2 nm. The temperature profiles of the models for 10 periods of rings and at different times are also shown in Figure S9 .
Although not central to this study, other interesting aspects of the dependence of thermal-diffusion properties on the delay of excitation timings are now described through an application to neuromorphic computing. The main components in neuromorphic circuits are devices that can control the strength of connections between other components in response to varying input signals, mimicking the functions of biological synapses.
3 Exposure to an input signal yields a temporary variation in synaptic weight, which rapidly decays back to the initial value, a behavior known as short-term plasticity (STP), while repeated exposure to similar input patterns results in more permanent weight variations, leading to gradual increases or decreases, defined as long-term potentiation (LTP) and long-term depression (LTD), respectively. These processes form the basis of so-called Hebbian learning, a scheme commonly used to interpret the response of animal neurons to stimuli. 38 In this model, each synapse receives input from two sources, i.e., a presynaptic and a postsynaptic neuron. Correlated activity spikes on these inputs leads to LTP or LTD, depending on the relative time delay between them, whereas uncorrelated inputs cause only short-lived variations through STP. This relationship between signal correlation and evolution of synaptic weight is often termed "spike-timing-dependent plasticity" (STDP).
Our crossed four-way GOS thermal-guided models were exposed to varying bias settings and spike-timing delays. The boundary conditions were set to a series of 400 K pulses at the left flux-guide boundary for the prespike pulses and a single 400 K pulse at the bottom flux-guide boundary for the postspike pulse. The durations of the prespike pulses were chosen to be 6.0, 3.0, and 1.0 ps, and the time intervals between the prespike pulses were kept constant at 94.0, 97.0, and 99.0 ps. The duration of the postspike pulse was kept the same at 6.0 ps, and the resulting temperatures at the flux-guide intersection after the application of each prespike pulse were analyzed. The changes in synaptic weight, Δw, which is given by the difference between the peak intersection temperature T p , for each spiketiming delay t d , and the reference temperature , and the widths of the guides were held constant at 4 nm. The boundary conditions were set to be 300 or 400 K for the inputs 0 or 1, and 300 or 400 K for the no-bias and bias settings, respectively. The right fluxguide boundary was kept constant at 300 K, and the reference temperature, used to discriminate logical outputs, was set at 330 K. The simulation time was kept constant at 4 ps for panel (a) and 4 and 5 ps for panels (b)−(e).
prespike-after-postspike (Δt d < 0) models showed a lower negative change of synaptic weights with an increase in the negative spike-timing delays, while the biased prespike-beforepostspike (Δt d > 0) models exhibited a lower positive change of synaptic weights with an increase in the positive spike-timing delay, viz., depression, with −100, −200, and −300 ps resulting in −41.9, −31.0, and −26.8; potentiation, with 100, 200, and 300 ps resulting in 35.4, 29.1, and 12.6 (Figure 4 ), in parallel with results in Figure 3 , and suggest that the magnitude of the thermal concentration can be altered by varying the delay of the excitation timings.
These simulation results suggest that controllable and advanced thermal-switching operations can be produced using thermal guiding with GOS structures. By using thermal guides with a stronger propensity for thermal diffusion, a systematic increase in the contrast of temperature variations could be achieved during switching.
■ CONCLUSION
In this simulational work, we have employed a graphene-onsilica (GOS) stacked material as a model thermal-transport guide to enable thermal cloaking, as well as thermal concentration, of a CMOS-integrable, ultrathin, embedded structure, and which also demonstrates controllable and advanced thermal-switching operations. Use of the simulational approach outlined here could potentially lead to the design of superior TG structures in the future by finding materials, for example, that cool nanometer-size regions for extended periods, or to much lower temperatures, and for the investigation of the effects of thermal guiding, for instance, with chevron-like patterns. This in silico simulation method, well suited to the study of the creation of CMOS-integrable TG configurations, should be a complementary, cost-effective, alternative technique to established experimental methods, involving system-level aspects of thermal cloaking and concentration, for the rapid screening of structures and materials for TG-enhanced, sitespecific, embedded cooling and heating solutions.
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Thermal-guide structures, ring thermal-guide design and fabrication, ring thermal-guide characterization, simulation procedures, thermal-guide structures for PCRAMs, strip thermal-guide design and fabrication, bias settings, and reusability of outputs (PDF) ■ REFERENCES Figure 3b . The prespike pulses were applied at the left flux-guide boundary, and the postspike pulse was delivered at the bottom flux-guide boundary. A thermal bias pulse was utilized during the prespike-before-postspike pulse excitation, and it was applied when both prespike and postspike pulses were applied. The prespike, postspike, and bias pulses were kept constant at 400 K, and the rest-interval temperature was held constant at 300 K. The right flux-guide boundary was kept the same at 300 K. The output temperature values were obtained at the intersection (X) of the crossed thermal-guide structural model, and the reference temperatures, used to discriminate between logical output signals, were set to be 370 K for the prespike-after-postspike pulses and 330 K for the prespike-before-postspike pulses, respectively. The change in temperature is given by the difference between the peak intersection temperature for each spike-timing delay and the reference temperature.
